

FIG. 1

BEST AVAILABLE COPY




FIG. 2

Outputs Trigger	7	6	5	4	3	2	1	0
1 st	0	0	0	0	0	0	0	1
2 nd	0	0	0	0	0	0	1	0
3 rd	0	0	0	0	0	0	1	1
			
256 th	1	1	1	1	1	1	1	1

FIG. 3

Input Seq. →		1 st	2 nd	3 rd		256 th
inputs: address lines	0	0	1	0		1
	1	0	0	1		1
	2	0	0	0		1
	3	0	0	0	...	1
	4	0	0	0		1
	5	0	0	0		1
	6	0	0	0		1
	7	0	0	0		1

FIG. 4




FIG. 5